Problem Set: Computer Systems

 

Questions

  1. What is the difference between the IR and the PC?
  2. What are the four different types of bus lines?
  3. Why do systems have more than one bus?
  4. What is the purpose of interrupts?
  5. Name five different types of interrrupts.
  6. What is an interrupt handler and what does it do?
  7. What are the steps of the MIPS fetch execute cycle?
  8. What operations are completed in the IF stage of the MIPS pipeline?
  9. What operations are completed in the ID, EX, MEM, and WB stages of the MIPS pipeline for an arithmetic/logic instruction?
  10. What operations are completed in the ID, EX, MEM, and WB stages of the MIPS pipeline for a branch instruction?
  11. What operations are completed in the ID, EX, MEM, and WB stages of the MIPS pipeline for a load instruction?
  12. What operations are completed in the ID, EX, MEM, and WB stages of the MIPS pipeline for a store instruction?
  13. A nonpipelined system takes 200ns to process a task. The same task can be processed in a 5-segment pipeline with a clock cycle of 40ns. Determine the speedup ratio of the pipeline for 200 tasks. What is the maximum speedup that could be achieved with the pipeline unit over the nonpipelined unit?
  14. A nonpipelined system takes 100ns to process a task. The same task can be processed in a 5-segment pipeline with a clock cycle of 20ns. Determine the speedup ratio of the pipeline for 100 tasks. What is the theoretical speedup that could be achieved with the pipeline system over a nonpipelined system?

    15. Terms

    Be familiar with the meaning of the following:



    datapath   control unit
    register   ALU
    bus   bus line
    data lines   control lines
    address lines    
    system clock   clock frequency
    clock cycle time   byte addressable memory
    word addressable memory   high-order interleaving
    low-order interleaving   interrupt
    types of interrupts   interrupt handler
    fetch/execute cycle   MIPS fetch/execute cycle
    pipelining   pipelining speedup
    pipeline hazards   hazards: resource conflicts
    hazards: data dependencies   hazards: branches
    resolving resource conflicts resolving data dependencies
    resolving branch hazards

Email Me | Office Hours | My Home Page | Department Home | MCC Home Page

© Copyright Emmi Schatz 2021